Sega 32X Handbuch Seite 23

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 102
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 22
23
Transfers Data to SH2 DMAC
Transfers Data to SH2 DMAC
(Access : Byte/Word)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
MD Side
Read only
R/W
R/W
R/W
A1 5106h
-
-
-
-
-
-
-
-
FULL
-
-
-
-
68S
0
RV
Ful: DMA FIFO Full
0: Can write
1: Cannot write
RV: ROM to VRAM DMA
0: NO OPERATION (initial value)
1: DMA Start Allowed
The SH2 side cannot access the ROM when RV = 1 (when doing ROM to VRAM DMA,
be sure that RV = 1). Waits until value becomes 0 (RV = 0) before accessing.
68S
Mode
0
No Operation
1
CPU Write (68K writes data in FIFO)
The internal system starts operation when 68S is 1. writing 0 force-ends the operation. It
is automatically set to 0 after DMA ends.
68K to SH DREQ Source Address Register
(Acces : Word)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
MD Side
R/W
A1 5108h
-
High Order
A1 510Ah
Low Order
0
Because the DREQ circuit does not use this data, nothing needs to be set ath the time of
CPU WRITE.
Seitenansicht 22
1 2 ... 18 19 20 21 22 23 24 25 26 27 28 ... 101 102

Kommentare zu diesen Handbüchern

Keine Kommentare