63
Cache
SH2 contains 4-Kbyte cache memory. Since this memory is accessed per 1 cycle, it is
effectively executed by reducing the wait states during access to external chips, such as
SDRAM, and minimizing command execution pipeline perturbation.
Cache Specifications
- 4-Kbyte, command/data mixed type
- 64 entries x 4-way associative, 16-byte line length (selection of 64 entries x 2 ways
+ 2-kbyte RAM)
- Data write is write-through type, LRU repress algorithm
- able to select command only / data only repress.
Address upper 3 bits
1
= "000" space
Used when accessing CS0~3 through cache (Sets
control register CCR CE bit to 1)
CS0 space cache through area
CS1 space cache through area
CS2 space cache through area
CS3 space cache through area
Address upper 3 bits = "001" space
Used when accessing CS0~3 not through cache
Address upper 3 bits = "010" space
Used in purge of specific line of cache
Address array read/write space
Address upper 3 bits = "011" space
Used when directly accessing address array
2
of
cache
Data array read/write space
Address upper 3 bits = "110" space
Used when directly accessing data array
2
of cache
(Occupied by shadow space)
(Occupied by shadow space)
Address upper 3 bits = "111" space
Access through cache not possible
Note 1 : Specific address of access space
Note 2 : See next page
Figure 3.24 Relationship of SH2 Address Space and Cache
Kommentare zu diesen Handbüchern